A divide-and-conquer approach using circuit partitioning is presented, which can be used to accelerate logic BlST synthesis procedures. Many BIST synthesis algorithms contain steps with a time complexity which increases more than linearly with the circuit size. By extracting sub-circuits which are almost constant in size, BlST synthesis f o r very large designs may be possible within linear time. The partitioning approach does not require any physical modifications of the circuit under test. Experiments show that significant performance improvements can be obtained at the cost of a longer test application time or a slight increase in silicon area f o r the BIST hardware.
Introduction
The use of external automated test equipment (ATE) for testing integrated circuits (ICs) is getting more and more difficult and costly due to increasing pin counts, test data volumes, and clock frequencies, and due to capabilities for testing both digital, analog, memory, and RF modules as integrated into system chips. Built-in self-test (BIST) enables the use of lowcost ATE since requirements on timing accuracy, vector memory, and pin count are strongly reduced. At the moment, BIST for embedded memories is mature and widely used in industry, while industrial use of BIST for random logic is increasing, and BIST for analog and RF modules is emerging.
Logic BlST for industrial applications is currently supported by a few commercial CAD tools [ Tradeoffs in ATE costs, test time, test quality, and BIST silicon area are important factors that affect the costs and quality of each manufactured IC. However, also non-recurring costs related to logic BIST during the design process are important, in particular the computation time used for logic BIST synthesis. For large IC designs, this computation time may become very large, in the order of days or even weeks, which is unacceptable for meeting tight timeto-market windows as typically present for consumer electronics and mobile communication products. This paper proposes circuit partitioning for reducing the computation time during logic BIST synthesis. By using circuit partitioning, a divide-andconquer approach is introduced: the circuit is divided into a number of sub-circuits, and logic BIST synthesis is performed for each sub-circuit. Also, the test application is partitioned, so that for each sub-circuit only a relatively small number of test pattems has to be simulated. Experiments show that the sum of the computation times for logic BIST synthesis for all subcircuits is typically less than the computation time for logic BIST synthesis for the complete circuit in a single run.
Circuit partitioning as a divide-and-conquer approach has been successfully applied in the past on test-related problems like ATPC and fault simulation, e.g. as reported in [15][16] [17] [18] . In this paper, circuit partitioning is proposed for the first time for reducing time and space complexity of logic BIST synthesis.
The circuit partitioning is used only during BIST synthesis and does not require any physical modifications of the circuit. The proposed approach is orthogonal to core-based design [20] . For core-based systems, BIST is typically applied at the core level, and hence each individual core will have its own BIST hardware, although sharing of BIST hardware between cores is possible as well. For such core-based systems, in which each core can still be a large circuit, circuit partitioning is applied on the core level.
In this paper, the complexity of BIST synthesis is discussed in Section 2, and the BIST scheme which has been used in [I41 is summarized as a case study. The divide step of the circuit partitioning approach is outlined in Section 3, followed by the conquer step in Section 4. Finally, experimental results are presented in Section 5, which show the tradeoffs between BIST synthesis time, silicon area, and test time. Section 6 concludes the paper. 
The complexity of BIST synthesis
The results reported in [I41 were obtained using the Bit-Flipping scheme which is described in detail in During logic BIST synthesis, the BFL is constructed iteratively as sketched in Figure 2 . In the beginning of each iteration the current pattern generator is simulated, and by fault simulation the currently undetected faults as well as the essential patterns for the already detected faults are determined. Then deterministic patterns for the undetected faults are computed by an ATPG tool, and the BFL is enhanced such that some of these patterns are generated while the essential old patterns remain unchanged. Similar to other BlST synthesis schemes, the synthesis procedure includes various time-consuming steps that are called repeatedly, such as logic simulation to simulate the pattern generator hardware and to obtain the MISR's signature, and fault simulation.
The time complexity of logic simulation is linear with the circuit size, i.e. the time for logic simulation of circuit activity in a single clock cycles increases linearly. However larger circuits usually have longer
A no Invoke ATPG for some currently undetected faults
Enhance BFL so that these deterministic patterns are generated by the modified pattern generator Using circuit partitioning, the size of the subcircuits can be limited to a constant size and the BIST synthesis time for such a sub-circuit is bounded. The BIST synthesis time for a circuit when using partitioning, is approximately equal to the sum of the BIST synthesis times for all sub-circuits. Consequently the BIST synthesis time now increases linearly with the circuit size.
Partitioning the circuit
As the divide step of the divide-and-conquer approach a number of sub-circuits is extracted from the circuit under test, such that: a) Each. sub-circuit only contains a subset of the gates and signals of the original circuit, and the size of each sub-circuit is close to a user-specified upper bound.
b) For each testable fault f in the original circuit there is a sub-circuit containing the respective gate and signal where the fault is located, andfis testable in that sub-circuit.
c) If a test pattern p detects some fault f in a subcircuit, then the same faultfis detected by the same pattem p in the original circuit. For this reason, each sub-circuit includes all the (pseudo-) primary inputs of the complete circuit, so that patterns for sub-circuits are compatible with the original circuit.
Obviously the pseudo-primary inputs that do not drive any logic in the sub-circuit are irrelevant during BIST synthesis for the sub-circuit. Condition a) addresses a desired cost function. Conditions b) and c) ensure that the union of complete test sets for all sub-circuits also achieves complete fault coverage when applied to the original circuit.
The above conditions are satisfied if the subcircuits are selected based on the output cones of the original circuit as sketched in The cone which has the highest overlap with any other cone is selected as the initial cone. Next, new cones Xi are added to the sub-circuit such that the overlap value is maximum, where IAl is the number of gates in circuit A, and AnB is the circuitry that is contained both in A and B. This definition results in a range for the overlap value between 0 (no overlap) and 1 (complete overlap in which one circuit is completely contained in the other circuit). The sub-circuit is constructed iteratively, and in each iteration a new cone is added to the subcircuit. The loop terminates if the size of the subcircuit exceeds the user-specified upper bound MaxSubCircuitSize and no cone is left that overlaps more than MinOverlap.
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(---r=set of all unprocessed cones----I Figure 5 shows the BIST synthesis procedure using circuit partitioning. New sub-circuits are extracted as long as the set of cones C is not empty.
After the BIST synthesis is done for one sub-circuit, an optional full-circuit fault simulation is performed in order to remove cones from the list that are already completely tested.
For example, Figure 6 shows a possible partitioning of the circuit of Figure 3 with MaxSubCircuirSize = 5 gates. The circuit is partitioned into two sub-circuits: sub-circuit A contains cones 1 and 2, and sub-circuit B contains cone 3. This example illustrates that the sub-circuits are not necessarily disjoint. However, the algorithm for extracting the subcircuits as shown in Figure 4 in general provides that the overlap of sub-circuits is small. BIST synthesis for SC, 
Assembling BIST hardware for the original circuit
According to the logic BIST synthesis as shown in Figure 5 , the partitioning of a circuit into n sub-circuits will result in n pattern generators, i.e. one pattem generator for each sub-circuit. The BIST hardware for the original circuit is constructed as sketched in Figure   7 , containing n pattern generators and a global test controller. Let the test application time per pattern generator be Zk, which results in a test application time of n.2k pattems for the complete circuit. The test controller contains a pattern counter with k + rlogz(n)l flip-flops. The lower k lines of the pattern counter are connected to the respective pattem generators, e.g. as described in Section 2, while the remaining most significant bits are used to control a multiplexer which selects the output of one of the pattern generators. This architecture implies that the pattems, as generated by the individual pattem generators, are applied to the CUT sequentially. The structure shown in Figure 7 is general and independent of the underlying B E T scheme. The pattem generators may share logic and may be minimized jointly in the synthesis process. For example, when using the bit-flipping scheme, a single LFSR can be used for all pattern generators, and possibly the n BFLs may share logic.
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Experimental results
We performed a series of experiments with the ISCAS'89 benchmark circuits [ 191 and industrial circuits from Philips [14]. The ISCAS circuits range in size between 6 K to 24K gates, while the circuits from Philips range between 10K and 92K gates. In our initial experiments we determined suitable parameters for MaxSubCircuitSize and MinOverlap, resulting in MaxSubCircuitSize = 2500 nodes and MinOverlap = 90% as optimal values. In subsequent experiments we focused on determining tradeoffs between the CPU time of the BIST synthesis procedure, the silicon area for the BIST hardware, and the test application time. Figure 8 shows the relative sizes of the subcircuits in one stacked column for each circuit. The size of a sub-circuit is related to the size of the original circuit. Due to the overlapping of the sub-circuits, the sum of all sub-circuits can be more than 100%. On the other hand, the sum can also be lower than loo%, if test patterns for some sub-circuits randomly cover faults of other cones (this is detected by the optional fault simulation step in Figure 5 which we used in our experiments), so that those cones were never extracted and passed to the BIST synthesis tool.
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Figure 8: Size of the sub-circuit Table 1 shows a comparison between the original synthesis procedure without partitioning and the new approach. The test length without circuit partitioning is 16,384 patterns, while the test length with partitioning is 16,384 times the number of generated sub-circuits. The first two columns of Table 1 show the circuit name and the silicon area of the BIST pattern generator synthesized without circuit partitioning using a 1 pm CMOS technology. The right part of the table shows the number of sub-circuits, the absolute size of the combined pattern generator, its relative size with respect to the approach without partitioning, and the relative total computation time of the partitioning procedure with respect to the original non-partitioning approach. The computation time covers the whole BIST synthesis procedure including the partitioning, the BIST synthesis for all sub-circuits, and the final assembly of the BIST hardware.
The rightmost column shows that the BIST synthesis is significantly faster by using the circuit partitioning approach. In 1 1 out of 16 circuits only less than half the time was required, and in no case a slowdown was observed. The fifth column shows that at the same time the BIST silicon area is roughly the same if the circuit partitioning approach is used: for some circuits we observe a small decrease, and for others a small increase. The circuit ~1 3 6 5 1 is an exception because a large part of the circuit consists of cones which are mutually highly overlapping. As a consequence, a single sub-circuit was extracted that had almost the size of the original circuit and this subcircuit therefore was much larger than MaxSubCircuifSize. Experiments with different parameter settings, forcing a partitioning into more sub-circuits, resulted in worse computation times for this circuit.
In general, Table 1 shows that without a significant change in silicon area for the BIST hardware, the synthesis procedure can be accelerated considerably. However the price for this is a longer test application time, which is still in an acceptable range if the number of patterns per sub-circuit is e.g. 16,384. In order to get comparable results showing the tradeoff between silicon area and test synthesis time while keeping the test application time constant, we ran the non-partitioning synthesis procedure using a test length which is equal to the test length using partitioning. Increasing the test length for the bitflipping algorithm of Figure 2 typically increases the BIST synthesis time. However the resulting pattem generator is smaller due to better random fault coverage as well as due to a larger degree of freedom for embedding deterministic patterns and minimizing the BFL. The results are shown in Table 2 . For 7 out of the 11 cases less than 35% of the computation time was needed using circuit partitioning. However, column 5 shows that the size of the pattern generator may increase by 12.6% up to 116.5% in one case.
Conclusion
A partitioning approach has been presented which can be used to accelerate BET synthesis procedures. By extracting sub-circuits of similar sizes, BIST synthesis for very large designs may be possible within linear time.
Without requiring any physical modifications of the circuit under test, experiments have shown that significant performance improvements can be obtained at the cost of a longer test application time or a slight increase in silicon area for the BIST hardware.
